

## U.S. Patent Application

### **ADJUSTABLE ACTIVE VOLTAGE POSITIONING SYSTEM**

Inventors: Henry W. Koertzen  
Frank Kern

Filing Date: January 5, 2004

Docket No.: P17683

Prepared by: Nandu A. Talwalkar  
Buckley, Maschoff & Talwalkar LLC  
Attorneys for Intel Corporation  
Five Elm Street  
New Canaan, CT 06840  
(203) 972-0049

## ADJUSTABLE ACTIVE VOLTAGE POSITIONING SYSTEM

### BACKGROUND

An integrated circuit (IC) may be designed to operate in conjunction with a specified range of supply voltages. Supply voltages that fall outside this range may cause speed path problems and/or IC degradation. A voltage regulator is often used to generate an appropriate supply voltage for use by an IC.

A supply voltage generated by a voltage regulator may exhibit transients due to changes in load conditions. For example, an IC draws a maximum amount of current when exiting an idle state, which usually causes the supply voltage to droop. A voltage regulator may therefore be designed to output a “static” supply voltage that falls near the middle of the range of supply voltages specified for a particular IC. As a result, most or all voltage transients (e.g., droops and spikes) remain within the range of specified supply voltages.

Decreasing the static supply voltage may decrease the amount of power consumed by the above-described system. In one method, the static supply voltage is decreased and the magnitude of supply voltage droop is also decreased such that any transient voltages remain within the specified voltage range. The magnitude of the supply voltage droop may be decreased by adding bulk capacitors to the system. Such bulk capacitors, however, may require significant additional cost and board space.

Adaptive voltage positioning may also be used to decrease power consumption while addressing transient voltages. Using adaptive voltage positioning, a voltage regulator sets the static supply voltage at a first level if it senses a low supply current and sets the static supply voltage at a second level if it senses a higher supply current, with the second level being lower than the first level. The probable magnitude of a voltage droop decreases at higher supply currents, therefore the static supply voltage may be set at the lower level when the supply current is high without substantial risk of a droop below the specified range of supply voltages. Similarly, the probable magnitude of a voltage spike decreases at lower supply currents, therefore the static supply voltage may be set at the higher level when the

supply current is low without substantial risk of a spike above the specified range of supply voltages.

#### BRIEF DESCRIPTION OF THE DRAWINGS

- 5           FIG. 1 is a block diagram of a system according to some embodiments.
- FIG. 2 is a plot of power supply load lines according to some embodiments.
- FIG. 3 is diagram of a process according to some embodiments.
- FIG. 4 is a top view of a system according to some embodiments.
- FIG. 5a is a plot of a supply voltage over time according to some embodiments.
- 10          FIG. 5b is a plot of a supply current over time according to some embodiments.
- FIG. 6 is a top view of a system according to some embodiments.
- FIG. 7a is a plot of a supply voltage over time according to some embodiments.
- FIG. 7b is a plot of a supply current over time according to some embodiments.

#### DETAILED DESCRIPTION

- 15           FIG. 1 is a block diagram of system 1 according to some embodiments. System 1 comprises voltage regulator 10, which in turn comprises voltage regulator controller 12 and voltage regulator converter 14. Bus 15 couples voltage regulator 10 to IC 20, which may comprise a microprocessor or any suitable IC. System 1 may be used in a computer motherboard or in any other platform according to some embodiments. For example,
- 20          voltage regulator 10 may be implemented as a voltage regulator module that may be plugged coupled to a motherboard, as a voltage regulator “down” that is laid out on a motherboard, or in any other fashion.

- Generally, voltage regulator 10 may comprise any currently- or hereafter-known device to provide a supply voltage having a particular value to IC 20. According to some
- 25          embodiments, voltage regulator controller 12 transmits a control signal to voltage regulator

converter 14. Voltage regulator converter 14 then adjusts the supply voltage, with the value of the supply voltage being controlled by the control signal. Voltage regulator converter 14 may comprise a Buck regulator or any other suitable device.

5 In some embodiments, voltage regulator 10 receives a load line signal representing a first supply voltage value associated with a first supply current value, and representing a second supply voltage value associated with a second supply current value. Voltage regulator 10 may then adjust a supply voltage having a value based at least in part on the load line signal.

10 The load line signal may be transmitted by IC 20 over bus 15 and received therefrom by voltage regulator 10 according to some embodiments. The load line signal may be a multi-bit signal transmitted serially and/or in parallel. The load line signal may represent the four above-mentioned values using any currently- or hereafter-known systems for representing data. For example, the signal may comprise an n-bit index to a value stored in a lookup table, with the value corresponding to the slope of a load line. The load line signal  
15 may also or alternatively comprise an n-bit code, with each of the  $2^n$  possible codes representing a step in a pre-specified range of impedance values. The load line signal may be received from another (unshown) source, and/or may comprise an electrical value (e.g. impedance, current, voltage) sensed by voltage regulator 10. In some embodiments, the load line signal represents a value of a resistor to which voltage regulator 10 is coupled.

20 In some embodiments, the load line signal represents a line on a voltage vs. current coordinate system that includes the coordinates (first supply voltage value, first supply current value) and (second supply voltage value, second supply current value). FIG. 2 illustrates several of such lines according to some embodiments.

25 Lines  $LL_1$  through  $LL_4$  of FIG. 2 may represent power supply load lines. Each power supply load line indicates a static supply voltage to be supplied by voltage regulator 10 to IC 20 for a given supply current. Load lines  $LL_1$  and  $LL_2$  each intersect the voltage axis at  $V_1$  but have different slopes. Load lines  $LL_3$  and  $LL_4$  each intersect the voltage axis at  $V_2$  but also have different slopes. Voltages  $V_1$  and  $V_2$  represent static supply voltages in a

no-load condition where the supply current is zero. The slopes of lines  $LL_1$  through  $LL_4$  may be considered negative impedances based on the relationships of voltage to current that they represent. Accordingly, the load line signal received by voltage regulator 10 may represent an impedance value.

5           FIG. 3 is a flow diagram of process 30. Process 30 illustrates procedures executed by voltage regulator 10 and IC 20 according to some embodiments. The procedures may be executed by hardware and/or software.

          Initially, at 31, an IC transmits a Voltage IDentification ("VID") code to a voltage regulator. FIG. 4 illustrates a system to execute process 30 according to some embodiments.  
10       System 40 includes voltage regulator 10, IC 20, motherboard 50, memory 60 and power supply 70. System 40 may comprise components of a desktop computing platform, and memory 60 may comprise any type of memory for storing data, such as a Single Data Rate Random Access Memory, a Double Data Rate Random Access Memory, or a Programmable Read Only Memory.

15           Motherboard 50 may include signal lines of bus 15. Accordingly, the VID code may be transmitted at 31 from IC 20 to voltage regulator 10 through motherboard 50. Similarly, motherboard 50 may route I/O signals between IC 20 and memory 60.

          The VID code transmitted at 31 represents a value of a supply voltage to be transmitted to IC 20 by module 10 when the supply current is zero. Such a supply voltage  
20       corresponds to voltages  $V_1$  or  $V_2$  of FIG. 2. The VID code may comprise a numeric value that is equal to the no-load supply voltage value, an index to a supply voltage value stored in a lookup table, and/or any other representation of a voltage value. The VID code may be a multi-bit code transmitted serially and/or in parallel over bus 15. The VID code is received by voltage regulator 10 at 32. In some embodiments, voltage regulator controller 12  
25       receives the VID code.

          IC 20 then transmits a load line signal to voltage regulator 10 at 33. The first signal may represent a first supply voltage value associated with a first supply current value, and may represent a second supply voltage value associated with a second supply current value.

As described above, the load line signal may comprise, for example, an impedance value, a load line slope, one or more sets of (voltage, current) coordinates, other types of information, and/or an index to a lookup table storing such information. The load line signal may be transmitted using the signal lines that were used to transmit the VID code at 31, or  
5 using one or more other signal lines. IC 20 may transmit the VID code after transmitting the load line signal or both may be transmitted substantially simultaneously.

The load line signal and the VID code may define a load line for IC 20. According to some embodiments, the VID code may provide the intersection of the load line with the voltage axis and the load line signal may provide an additional coordinate of or the slope of  
10 the load line. Voltage regulator 10 receives the first signal at 34.

Voltage regulator 10 senses the supply current at 35. The supply current may be sensed using any currently- or hereafter-known systems for sensing a supply current. Next, at 36, voltage regulator 10 adjusts a supply voltage to a particular value. The value of the adjusted supply voltage may be based at least in part on the first signal received at 34, and  
15 on the sensed supply current.

In some embodiments of 36, voltage regulator controller 12 transmits a control signal to voltage regulator converter 14, and voltage regulator converter 14 adjusts the supply voltage to an appropriate value. For example, voltage regulator controller 12 may determine a supply voltage value based on a load line defined by the first signal and based on the value  
20 of the supply current sensed at 35. Controller 12 may then transmit a control signal to control converter 14 to convert a DC voltage received from power supply 70 to a DC voltage of the determined value. Power supply 70 may also deliver power signals to motherboard 50 and/or to other unshown elements of a device in which system 40 is disposed.

25 The generated supply voltage is supplied to IC 20 at 37, and is received by IC 20 at 38. In some embodiments, flow returns to 35 from 37 and continues as described above in order to periodically monitor the supply current and to update the supply voltage according to the load line. FIG. 5a is a plot of a supply voltage ( $V_{cc}$ ) vs. time (t) to illustrate some

embodiments of process 30. Value  $VID_1$  indicates the no-load supply voltage value represented by the received VID code, time  $t_1$  indicates a start-up time of IC 20, and voltage range  $V_{tolerance20}$  indicates an approved range of supply voltages for IC 20. FIG. 5b is a plot of a supply current ( $I_{cc}$ ) vs. time ( $t$ ). At time  $t_1$ , the supply current drawn by IC 20 increases to  $I_{high}$ , and the increased supply current is sensed by module 10 at 35.

FIG. 5c is a plot of load line  $LL_{20}$  according to some embodiments. Load line  $LL_{20}$  reflects the VID code received at 32 and information provided by the first signal received at 34. In particular, load line  $LL_{20}$  indicates that the supply voltage should be set to  $V_{low}$  in a case that the supply current is equal to  $I_{high}$ .

Therefore, based on the sensed current and on the first signal received at 34, module 10 adjusts a supply voltage having the value  $V_{low}$  at 36 and supplies the supply voltage to IC 20 at 37. Next, at time  $t_2$ , module 10 senses a decrease in the value of supply current  $I_{cc}$  to zero. Accordingly, based on the sensed current and on load line  $LL_{20}$ , module 10 adjusts a supply voltage having the value  $VID_1$  at 36 and supplies the supply voltage to IC 20 at 37.

As shown in FIG. 5a, the value  $V_{low}$  corresponds to a supply voltage droop caused by the increased supply current and to a lowest supply voltage with which IC 20 is designed to operate. Similarly, the value  $VID_1$  corresponds to a supply voltage spike caused by a decrease in supply current and to a highest supply voltage with which IC 20 is designed to operate. Such an arrangement allows a significant portion of voltage range  $V_{tolerance20}$  to be used for addressing supply voltage droops and spikes. System 40 may therefore require less bulk capacitance to address supply voltage droops and spikes than other systems.

Some embodiments of process 30 may allow voltage regulator 10 to receive a second VID code and/or a second load line signal that define a new load line, and to update the supply voltage based on the new load line. As an example of one of these embodiments, FIG. 6 illustrates system 80, which may be identical to system 40 but with IC 20 having been replaced with IC 90. It will be assumed that process 30 returns to 31 after IC 20 is replaced with IC 90.

FIG. 7a is a plot of a supply voltage ( $V_{cc}$ ) vs. time (t) for system 80. Value  $VID_{1A}$  indicates the no-load supply voltage value represented by a VID code received from IC 90 at 32, time  $t_{1A}$  indicates a start-up time of IC 90, and voltage range  $V_{tolerance90}$  indicates an approved range of supply voltages for IC 90. IC 90 may offer slower performance than IC 20, in which case  $V_{tolerance90}$  is greater than  $V_{tolerance20}$  of FIG. 5a. FIG. 7b is a plot of a supply current ( $I_{cc}$ ) vs. time (t) for system 80. At time  $t_{1A}$ , the supply current drawn by IC 20 increases to  $I_{highA}$ , and the increased supply current is sensed by module 10 at 35.

FIG. 7c is a plot of load line  $LL_{90}$  according to some embodiments. Load line  $LL_{90}$  reflects the VID code received from IC 90 at 32 and information provided by the second signal received from IC 90 at 34. Load line  $LL_{90}$  indicates that the supply voltage should be set to  $V_{lowA}$  in a case that the supply current is equal to  $I_{highA}$ .

Therefore, based on the sensed current and on the second signal received from IC 90 at 34, module 10 adjusts a supply voltage having the value  $V_{lowA}$  at 36 and supplies the supply voltage to IC 90 at 37. At time  $t_{2A}$ , module 10 senses a decrease in the value of supply current  $I_{cc}$  to zero. Therefore, based on the sensed current and on load line  $LL_{90}$ , module 10 adjusts a supply voltage having the value  $VID_{1A}$  at 36 and supplies the supply voltage to IC 90 at 37.

Similarly to FIG. 5a, FIG. 7a shows that the value  $V_{lowA}$  corresponds to a supply voltage droop caused by an increased supply current at time  $t_{1A}$ , and also corresponds to a lowest supply voltage with which IC 90 is designed to operate. The value  $VID_{1A}$  similarly corresponds to a supply voltage spike caused by a decrease in supply current and to a highest supply voltage with which IC 90 is designed to operate. A significant portion of voltage range  $V_{tolerance90}$  may therefore be used for addressing supply voltage droops and spikes. System 80 may therefore require less bulk capacitance to address supply voltage droops and spikes than another system in which IC 20 is replaced with IC 90.

The several embodiments described herein are solely for the purpose of illustration. Some embodiments may include any currently or hereafter-known versions of the elements

described herein. Therefore, persons skilled in the art will recognize from this description that other embodiments may be practiced with various modifications and alterations.